



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

21

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/516,581	03/01/2000	Eugene A DeLaRosa	M4065.0215/P215	3124
24998	7590	04/04/2005	EXAMINER	
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP 2101 L Street, NW Washington, DC 20037			WERNER, BRIAN P	
		ART UNIT		PAPER NUMBER
		2621		
DATE MAILED: 04/04/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/516,581	DELAROSA ET AL.
	Examiner	Art Unit
	Brian P. Werner	2621

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 15 October 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-39 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-39 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____ .

DETAILED ACTION

Response to Amendment

1. The amendment and response received on October 15, 2004 has been entered. Claims 1-39 remain pending.

Information Disclosure Statement

2. Applicant is reminded of his duty to disclose material information known to the applicant that is “material to patentability” (Rule 56). For example, figures 1 and 2 of the Into (US 4,938,600 A) reference cited and applied below are almost identical to the applicant’s figures 1 and 2; and the disclosures are almost the same. It is clear from the rejection below that the Into reference is extremely relevant to the prosecution. Into is a good example of a “material” reference. Thus, disclosure of any and all such material known to the applicant is requested.

Response to Arguments

3. Applicant’s arguments at page 9 of the response filed on October 15, 2004, and with respect to the rejection of claim 14, have been fully considered and are persuasive. Claim 14 has NOT been amended (e.g., in a manner analogous to method claims 1 and 27) and applicant’s response at page 9 states, “Claim 14 recites ‘means for determining if said relative location is within acceptable design limits’” and “Into [the Into reference] does not disclose such a limitation”. This argument is a salient invocation of 112, sixth paragraph requiring the reference to teach the corresponding or equivalent structure to that of the applicant’s disclosed system (i.e.,

applicant's figure 2, numeral 150). While Into teaches a comparison with a tolerance ("acceptable tolerances on displacement between layers" at column 1, line 28; "outside tolerable limits" at column 1, line 47), Into does not teach the corresponding structure required by the 112, sixth paragraph language (i.e., the "means plus function" language. In the case of the "determining" element of claim 14, the corresponding structure is that of a computer or processor and its associated support electronics. Thus, new grounds of rejection are advanced herein based on prior art isolated in an update search.

4. Applicant's arguments with respect to the Into and Seiler combination have been fully considered but they are not persuasive. At response page 10, applicant argues that Seiler does not teach the deficiencies of the independent claims. While Seiler was never relied upon as teaching any or all of the elements of the independent claims, this argument is nevertheless moot in view of the new grounds of rejection advanced herein. In addition, applicant argues a lack of motivation stating, "in addition, there is no suggestion or motivation in either Into or Seiler to create the proposed modification. There must be some motivation in the prior art to modify or combine the cited references" (response page 10, bottom paragraph).

In response, it is noted that Seiler discloses a system that captures images of wafers using a scanning electron microscope ("scanning electron microscopes" at column 2, line 60). The motivation for using a SEM comes directly from the Seiler reference in that it is "highly precise" (Seiler, column 1, line 10). The applicant has not addressed this motivation in the arguments at all. It is unclear why the applicant has alleged a complete lack of motivation when the examiner clearly advanced such motivation in the previous Office Action. Should the applicant disagree

with that motivation, the reasons what high precision is not an adequate reason for using a SEM are solicited. However, applicant's current argument that there is no motivation at all is completely unconvincing.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1, 14 and 27 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Barr et al. (US 5,776,645 A). Refer to figure 3, figure 24 and column 14, line 48 to column 15, line 12. Figure 3 depicts the apparatus and figure 24 depicts the method performed by the apparatus in the embodiment that corresponds to the applicant's claimed invention.

Barr discloses a system for determining the relative location of an upper and lower layer of an integrated circuit (see "a fifth aspect ..." at column 3, line 15, as well as figures 3 and 24, and column 14, line 48 to column 15, line 12), comprising comparing said relative location to stored acceptable design limits ("From the results of the overlay determination, the registration of the print bias target with respect to the lower level image is found. The resultant overlay

coordinate may then be compared to tolerances specified in a given situation to determine whether the overlay is within acceptable parameters" at column 15, line 10; this embodiment as is all other embodiments of the Barr reference are performed by the structure depicted in figure; that is, Barr states, "FIG. 3 is a block diagram of an exemplary imaging system, in this case projection imaging system 150, and print bias measuring tool 152 useful in performing the various methods of the present invention with respect to, for example, semiconductor wafers" at column 5, line 64).

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

9. Claim 1-9, 11-22, 24-35 and 37-39 rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Into (US 4,938,600 A) and Barr et al. (US 5,776,645 A).

The Into Reference

Regarding claim 1, which is representative of claim 27, Into discloses a method for measuring the registration between two integrated circuit layers, one residing over the other (“methods and apparatus for measuring the registration between overlying layers of a semiconductor wafer” at column 1, line 10), comprising:

generating a top-down image of a field of view of the two integrated circuit layers (figures 1 and 2, numeral 22; “camera 22 have a vertical optical axis” at column 4, line 7), each of the layers having a respective visible feature in the image (figures 3A-4B; e.g., figure 4A, numeral 70 is a visible feature on a first layer, and numeral 72 is a visible feature on a second layer; refer to column 6, lines 20-23);

digitizing the image and processing the digitized image (“electrical signals representative of the image are supplied to an image processor 28 and a computer 30” at column 4, line 15; “computer 30 processes the signals from the camera 22” at column 4, line 24; The computer is performing the measurement, and thus the signals must be digitized) to determine a relative location of the visible feature of one layer relative to the feature of the other layer (e.g., figure 4A, numerals 70a and 72a each correspond to the center points of the squares 70 and 72; refer to column 6, line 24; see also “to measure displacement between layers of the semiconductor wafer 16” at column 4, line 26; “by measuring the displacement of patterns 50 and 54, the registration between layers 52 and 56 can be quantified” at column 4, line 44); and

determining if the relative location is within acceptable design limits for the integrated circuit layers (“acceptable tolerances on displacement between layers” at column 1, line 28; “outside tolerable limits” at column 1, line 47).

Regarding claim 14, Into discloses an apparatus corresponding to the apparatus disclosed by the applicant with the exception below.

Regarding claims 2-5, 15-18 and 28-31, x and y locations of first and second feature reference points are found (e.g., figure 4A, numerals 70a and 72a), from which delta-x and delta-y displacement is measured (figure 4A, “X1” and “Y1”; “x-axis displacement” and “y-axis displacement” at column 6, lines 26-27; a “displacement” as defined by Into is, for example, a “displacement of the squares [or other features] relative to each other” at column 1, line 40; given the situation of figure 4A, where the location of square centers 70a and 72a are determined, from which a displacement is calculated, it necessarily follows that the displacement is a subtraction of x and y values of the coordinates of the square centers).

Regarding claims 6-8, 19-21, and 32-34, Into discloses comparing the relative location with stored tolerance limits (as described in the claim 1 rejection), including calculating an offset value (figure 4A, “X1” and “Y1”; “x-axis displacement” and “y-axis displacement” at column 6, lines 26-27; a “displacement” as defined by Into is, for example, a “displacement of the squares [or other features] relative to each other” at column 1, line 40; given the situation of figure 4A, where the location of square centers 70a and 72a are determined, from which a displacement is calculated, it necessarily follows that the displacement is an offset of one square from the other) and comparing the offset to a predetermined tolerance (“verify registration” and “if the displacement is outside tolerable limits” at column 1, lines 45-48).

Regarding claims 9, 11, 12, 22, 24, 25, 35, 37 and 38, an imaging system is disclosed comprising a video camera and a microscope (figure 2, numerals 20 and 22).

Regarding claims 13, 26 and 39, semiconductor layers are disclosed (layers of a semiconductor wafer” at column 1, line 10).

Differences

While Into teaches determining if the relative location is within acceptable design limits for the integrated circuit layers (“acceptable tolerances on displacement between layers” at column 1, line 28; “outside tolerable limits” at column 1, line 47), Into does not teach “comparing said relative location to said stored acceptable design limits” as now required by independent claims 1 and 27. In addition, Into does not teach the corresponding structure of “means for determining if said relative location is within acceptable design limits” as required by independent claim 14 (i.e., the corresponding structure being a computer or processor and its associated support circuitry as depicted in applicant’s figure 2, numeral 150).

The Barr Reference

Barr discloses a system for determining the relative location of an upper and lower layer of an integrated circuit (see “a fifth aspect ...” at column 3, line 15, as well as figures 3 and 24, and column 14, line 48 to column 15, line 12), comprising comparing said relative location to stored acceptable design limits (“From the results of the overlay determination, the registration of the print bias target with respect to the lower level image is found. The resultant overlay coordinate may then be compared to tolerances specified in a given situation to determine

whether the overlay is within acceptable parameters” at column 15, line 10; this embodiment as is all other embodiments of the Barr reference are performed by the structure depicted in figure; that is, Barr states, “FIG. 3 is a block diagram of an exemplary imaging system, in this case projection imaging system 150, and print bias measuring tool 152 useful in performing the various methods of the present invention with respect to, for example, semiconductor wafers” at column 5, line 64).

The Barr and Into Combination

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Into’s step of determining whether the relative location is within acceptable design limits for the integrated circuit layers (“acceptable tolerances on displacement between layers” at column 1, line 28; “outside tolerable limits” at column 1, line 47), by performing a comparison of the relative location to stored acceptable design limits as taught by Barr, in order to “determine whether the overlay is within acceptable parameters” (Barr column 15, line 11) by virtue of a simple comparison operation, not requiring operator intervention or complex processing, and further providing the ability to adapt the acceptable design limits (i.e., Barr’s tolerances) to different situations such as different types of circuit boards, and to circuits that are either more or less sensitive to deviations of their layers (“specified in a given situation”, Barr, column 15, line 11).

Art Unit: 2621

10. Claims 10, 23 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Into (US 4,938,600 A) and Barr et al. (US 5,776,645 A), and further in combination with Seiler et al. (US 4,766,311 A).

The Into and Barr combination does not teach a scanning electronic microscope.

Seiler discloses a system that captures images of wafers, where the image scanner is a scanning electron microscope (“scanning electron microscopes” at column 2, line 60).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to utilize the electron microscope of Seiler as the image pickup device required by Into to capture images that are “highly precise” (Seiler, column 1, line 10).

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Hopkins (US 4,989,082 A) is relevant as teaching a method of determining whether a relative location of an upper and lower layer are within an acceptable tolerance, where the tolerance is stored (figure 5; “The acceptability or not is determined by a comparator 59. When counting is complete, a read signal applied to the counters 57 and 58 causes the latter to input their respective counts to the comparator 59. In known manner, the comparator compares the difference between X1 and X2 with the tolerance dX, and generates an error signal if the difference exceeds this tolerance” at column 8, line 20). This reference can, and may be equally applied to the Into reference in the same manner as Barr above.


Art Unit: 2621

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian P. Werner whose telephone number is 703-306-3037. The examiner can normally be reached on M-F, 8:00 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bhavesh M. Mehta can be reached on 703-308-5246. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian Werner
Primary Examiner
Art Unit 2621
March 31, 2005



BRIAN WERNER
PRIMARY EXAMINER